

09/19/00  
JC715 U.S. PTO

Jc893 U.S. PTO  
09/666156  
09/19/00

Please type a plus sign (+) inside this box -



Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 0819-425

First Inventor or Application Identifier: Haruko INOUE et al.

Title: HIGH-VOLTAGE MOS TRANSISTOR AND METHOD FOR  
FABRICATING THE SAME

Express Mail Label No.

APPLICATION ELEMENTS  
See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification Total Pages [49]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) Total Sheets [14]
4. ☒ Oath or Declaration Total Pages [3]
  - a. ☒ Newly executed (original or copy)
  - b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]
  - i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a  
copy of the oath or declaration is supplied under Box 4b,  
is considered to be part of the disclosure of the  
accompanying application and is hereby incorporated by  
reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement ☐ Copies of IDS  
(IDS/PTO-1449 Citations)
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
14. ☐ \*Small Entity ☐ Statement filed in prior application,  
Statement(s) Status still proper and desired  
(PTO/SB/09-12)
15. ☒ Certified Copy of Japanese Priority Document  
No. 11-270778 Filed: September 24, 1999
16. ☐ Other:

\*A new statement is required to be entitled to pay small entity fees,  
except where one has been filed in a prior application and is being  
relied upon.

17. If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment.  
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_  
Prior application information: Examiner: \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

## 18. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label

Customer No 22204

or ☐ Correspondence address below

(Insert Customer No. or Attach bar code label here)

Name: Eric J. Robinson  
Firm: NIXON PEABODY LLP  
Address: 8180 Greensboro Drive, Suite 800  
City: McLean State: VA  
Country: U.S.A. Telephone: (703) 790-9110

Zip Code: 22102  
FAX: (703) 883-0370

Name: Eric J. Robinson


Registration No. 38,285

Signature

Date: September 19, 2000

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

| FEE TRANSMITTAL  |  | Complete If Known   |                        |                         |          |  |          |
|--|--|---|------------------------|-------------------------|----------|--|----------|
| <i>Patent fees are subject to annual revision on October 1</i><br><i>These are the fees effective October 1, 1997 Small Entity</i><br><i>payments must be supported by a small entity statement,</i><br><i>otherwise large entity fees must be paid See Forms</i><br><i>PTO/SB/09-12</i>   |  | Application Number  |                        |                         |          |  |          |
|  |  | Filing Date   |                        | September 19, 2000      |          |  |          |
|  |  | First Named Inventor  |                        | Haruko INOUE et al.     |          |  |          |
|  |  | Examiner Name   |                        |                         |          |  |          |
|  |  | Group Art Unit  |                        |                         |          |  |          |
| TOTAL AMOUNT OF PAYMENT  |  | \$964.00  | Attorney Docket Number |                         | 0819-425 |  |          |
| METHOD OF PAYMENT (check one)  |  | FEE CALCULATION (continued)   |                        |                         |          |  |          |
| 1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to Deposit Account No 19-2380<br>Deposit Account Name NIXON PEBODY LLP<br><br><input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17<br><input type="checkbox"/> Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance<br><br>2. <input checked="" type="checkbox"/> Payment Enclosed<br><input checked="" type="checkbox"/> Check <input type="checkbox"/> Money Order <input type="checkbox"/> Other |  | 3. ADDITIONAL FEES  |                        |                         |          |  |          |
|  |  | Large Entity  |                        | Small Entity            |          |  |          |
|  |  | Fee Code  | Fee (\$)               | Fee Code                | Fee (\$) | Fee Description  | Fee Paid |
|  |  | 105   | 130                    | 205                     | 65       | Surcharge-late filing fee or oath  |          |
|  |  | 127   | 50                     | 227                     | 25       | Surcharge-late provisional filing fee or cover sheet                       |          |
|  |  | 139   | 130                    | 139                     | 130      | Non-English specification  |          |
|  |  | 147   | 2,520                  | 147                     | 2,520    | For filing a request for reexamination                                     |          |
|  |  | 112   | 920*                   | 112                     | 920*     | Requesting publication of SIR prior to Examiner action                     |          |
|  |  | 113   | 1,840*                 | 113                     | 1,840*   | Requesting publication of SIR after Examiner action                        |          |
|  |  | 115   | 110                    | 215                     | 55       | Ext for reply within first month   |          |
|  |  | 116   | 380                    | 216                     | 190      | Ext for reply within second mth  |          |
|  |  | 117   | 870                    | 217                     | 435      | Ext for reply within third mth   |          |
|  |  | 118   | 1,360                  | 218                     | 680      | Ext for reply within fourth mth  |          |
|  |  | 128   | 1,850                  | 228                     | 925      | Ext for reply within fifth month   |          |
|  |  | 119   | 300                    | 219                     | 150      | Notice of Appeal   |          |
|  |  | 120   | 300                    | 220                     | 150      | Filing brief in support of appeal  |          |
|  |  | 121   | 260                    | 221                     | 130      | Request for Oral Hearing   |          |
|  |  | 138   | 1,510                  | 138                     | 1,510    | Petition to institute public use proceeding                                |          |
|  |  | 140   | 110                    | 240                     | 55       | Petition to revive-unavoidable   |          |
|  |  | 141   | 1,210                  | 241                     | 605      | Petition to revive-unintentional   |          |
|  |  | 142   | 1,210                  | 242                     | 605      | Utility issue fee (or reissue)   |          |
|  |  | 143   | 430                    | 243                     | 215      | Design issue fee   |          |
|  |  | 144   | 580                    | 244                     | 290      | Plant issue fee  |          |
|  |  | 122   | 130                    | 122                     | 130      | Petitions to the Commissioner  |          |
|  |  | 123   | 50                     | 123                     | 50       | Petitions related to provisional applications                              |          |
|  |  | 126   | 240                    | 126                     | 240      | Submission of IDS  |          |
|  |  | 581   | 40                     | 581                     | 40       | Recording each patent assignment per property (times number of properties) | \$40.00  |
|  |  | 146   | 760                    | 246                     | 380      | Filing a submission after final rejection (37 CFR 1.129(a))                |          |
|  |  | 149   | 760                    | 249                     | 380      | For each additional invention to be examined (37 CFR 1.129(b))             |          |
|  |  |   |                        |                         |          | Other _____  |          |
|  |  |   |                        |                         |          | Other _____  |          |
|  |  |   |                        |                         |          | *Reduced by Basic Filing Fee Paid  |          |
|  |  |   |                        |                         |          | SUBTOTAL (3)   | \$40.00  |
| SUBTOTAL (1)   |  | \$690.00  |                        |                         |          |  |          |
| SUBTOTAL (2)   |  | \$234.00  |                        |                         |          |  |          |
| SUBTOTAL (3)   |  | \$40.00   |                        |                         |          |  |          |
| SUBTOTAL (4)   |  | \$964.00  |                        |                         |          |  |          |
| SUBMITTED BY   |  | Complete (if applicable)  |                        |                         |          |  |          |
| Typed or Printed Name  |  | Eric J. Robinson  |                        | Reg. Number             |          | 38,285   |          |
| Signature  |  |  |                        | Date                    |          | September 19, 2000   |          |
|  |  |   |                        | Deposit Account User ID |          | 19-2380  |          |

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

HIGH-VOLTAGE MOS TRANSISTOR AND  
METHOD FOR FABRICATING THE SAME

BACKGROUND OF THE INVENTION

5       The present invention relates to an MOS transistor with an increased breakdown voltage (which will be herein called a "high-voltage MOS transistor") and a method for fabricating the transistor.

Various structures have been specially designed for a  
10 high-voltage MOS transistor. Among other things, a LOCOS offset structure is particularly effectively applicable to an MOS transistor, of which the gate, source and drain all have to have an increased breakdown voltage (e.g., as in a liquid crystal display driver). In the LOCOS offset structure, a re-  
15 latively thick field oxide film (typically, a locally oxidized silicon (LOCOS) film) is formed around the edges of the gate electrode of an MOS transistor or between the gate electrode and source/drain regions thereof.

The LOCOS offset structure includes offset regions and  
20 well offset regions. The offset regions together form a lightly-doped layer under the LOCOS regions that are located around the edges of a gate electrode. These offset regions are provided mainly to prevent the intensity of an electric field from increasing too much at the pn junction between the  
25 drain region and a region under the gate electrode. The off-

set regions are of the same conductivity type as the source/drain regions but doped more lightly than the source/drain regions. The well offset regions also form a lightly-doped layer under the source/drain regions, but are located deeper than the offset regions. These well offset regions are provided mainly to prevent the intensity of an electric field from increasing too much in the pn junction between the drain region and a well or a substrate region of the opposite conductivity type under the drain region. The well offset regions are also of the same conductivity type as the source/drain regions and the offset regions but are doped even more lightly than the offset regions. That is to say, the source/drain, offset and well offset regions are all of a conductivity type, but their dopant concentrations decrease in this order. Specifically, the source/drain regions have the highest dopant concentration, the offset regions have the next highest and the well offset regions the lowest.

Hereinafter, a known high-voltage MOS transistor with the LOCOS offset structure will be described with reference to Figures 11 and 12. Figures 11 and 12 are respectively a cross-sectional view and a plan view illustrating the known high-voltage MOS transistor. As shown in Figures 11 and 12, the high-voltage transistor is normally formed along with a transistor with a low breakdown voltage (which will be herein called a "low-voltage transistor") on the same chip. In the

example illustrated in Figures 11 and 12, the high- and low-voltage transistors **a** and **b** are implemented as an n-channel MOS transistor (NMOS) and a p-channel MOS transistor (PMOS), respectively.

5 First, the structure of the high-voltage transistor **a** will be described. A p-well **2** is defined for the high-voltage NMOS **a** inside a p-type substrate **1** and a gate electrode **8** is formed over the p-well **2** with a gate oxide film **7** interposed therebetween. LOCOS regions **6** are formed around  
10 the edges of the gate electrode **8** and between the gate electrode **8** and source/drain regions **9s** and **9d** to electrically isolate the gate electrode **8** from the source/drain regions **9s** and **9d** on the surface of the substrate **1**. Source/drain offset regions **4s** and **4d** are provided under the LOCOS regions **6**  
15 around the edges of the gate electrode **8**. And source/drain well offset regions **3s** and **3d** are further provided under the source/drain regions **9s** and **9d**. The source offset and well offset regions **4s** and **3s** are not always needed because, normally, the intensity of an electric field should not increase  
20 so much on the source side according to ordinary specifications. However, a transistor device is usually formed symmetrically to have source/drain regions of the same length and with the same dopant concentration. This is because the source/drain regions should not be fixed but are preferably  
25 used interchangeably. That is to say, the lengths **Ls** and **Ld**

of the source/drain offset regions 4s and 4d are preferably equal to each other. In addition, the length Od of a region overlapping between the drain offset and well offset regions 4d and 3d is also equal to the length Os of a region overlapping between the source offset and well offset regions 4s and 3s. In this structure, the gate, source and drain regions of the NMOS a are electrically isolated from a channel stopper 10, which is a doped layer for creating a potential in the p-well 2, by n- and p-type isolating regions 4 and 5 and LOCOS regions 6.

Next, the structure of the low-voltage transistor b will be described. An n-well 3 is defined for the low-voltage PMOS b inside the p-well 2. Another gate electrode 8 is formed over the n-well 3 with the gate oxide film 7 interposed therebetween, and source/drain regions 11s and 11d are defined on the left- and right-hand sides of the gate electrode 8. In this structure, the gate, source and drain regions of the PMOS b are electrically isolated from a channel stopper 12, which is a doped layer for creating a potential in the n-well 3, by the n- and p-type isolating regions 4 and 5 and the LOCOS regions 6.

Hereinafter, a method for fabricating the known high-voltage MOS transistor with the LOCOS offset structure will be described with reference to Figures 13(a) through 13(d).

First, as shown in Figure 13(a), the p-well 2 is defined

in the surface region of the p-type substrate 1 by photolithography, ion implantation and annealing processes. Next, as shown in Figure 13(b), the n-well 3 and the source/drain well offset regions 3s and 3d are defined in respective surface regions of the p-well 2 by photolithography, ion implantation and annealing processes. Subsequently, as shown in Figure 13(c), the n- and p-type isolating regions 4 and 5 and the source/drain offset regions 4s and 4d are formed in the upper parts of the p-well 2 by photolithography and ion implantation processes. Then, the LOCOS regions 6 are formed to cover these regions. Thereafter, as shown in Figure 13(d), the gate oxide film 7 and the gate electrodes 8 are formed on the surface of the substrate 1. Finally, the source/drain regions 9s and 9d and 11s and 11d and the channel stoppers 10 and 12 are formed by photolithography, ion implantation and annealing processes. In this manner, the high- and low-voltage MOS transistors a and b are formed on the same chip.

Next, it will be described how the known high-voltage MOS transistor with the LOCOS offset structure operates. When a high voltage is applied to the gate electrode 8 and the drain region 9d, the high-voltage NMOS a turns ON. Then, not only the drain region 9d but also the drain offset and well offset regions 4d and 3d, which are lightly-doped layers of the same conductivity type as the drain region 9d, are depleted. Thus, it is possible to prevent the intensity of an electric field

from increasing too much locally around the drain region 9d. As a result, the breakdown voltage of the NMOS a can be increased sufficiently.

In the known structure, however, a substrate potential VW easily exceeds a source potential VS. More exactly, the substrate potential VW minus the forward biased breakdown voltage of silicon often exceeds the source potential VS. Accordingly, a breakdown voltage, causing avalanche breakdown of a transistor called "sustaining breakdown" (which will be herein called a "sustaining breakdown voltage"), is adversely low.

Hereinafter, it will be described with reference to Figures 14(a) and 14(b) how and when the sustaining breakdown occurs in the known high-voltage MOS transistor with the LOCOS offset structure. In the following description, the sustaining breakdown of the NMOS a will be explained for illustrative purposes. Figures 14(a) and 14(b) illustrate how the known high-voltage MOS transistor operates. Specifically, Figure 14(a) is a cross-sectional view of the transistor in operation, while Figure 14(b) is a graph showing a relationship between the drain voltage and the current.

As shown in Figure 14(a), although voltages are applied to the high-voltage MOS transistor at the electrode terminals G, D2, S2 and W2, it is regions G, D1, S1 and W1 under the gate electrode 8 that actually operate as the gate, drain,



source and well of the transistor. Accordingly, the mechanism of the sustaining breakdown will be described with our attention mainly focused on these regions. The electrode terminals D2, S2 and W2 are separated from the regions D1, S1 and W1, actually serving as the drain, source and well of the transistor, with resistance components RD, RS and RW for the drain and source offset regions 4d and 4s and the p-well 2 interposed therebetween. These resistance components RD, RS and RW are provided to prevent the intensity of an electric field from increasing too much.

When a positive voltage is applied to the gate electrode 8 and the drain region 9d, the high-voltage MOS transistor turns ON. As a result, not only the drain region 9d but also the drain offset and well offset regions 4d and 3d, which are lightly-doped layers of the same conductivity type, are depleted. When these regions 3d, 4d and 9d are sufficiently depleted by further increasing the voltage applied, electrons, which are the majority carriers in the n-type regions, start to move from the source toward the drain and a drain current ID1 starts to flow. Part of the drain current ID1 flows toward the source region 9s, which current will be herein called a "source current IS1". And the other part of the drain current ID1 flows vertically toward the well 2 and the substrate 1, which current will be herein called a "substrate current IW1". That is to say,  $ID1 = IS1 + IW1$ . It should be

noted that the substrate current is usually labeled as  $I_{sub}$ , but is herein identified by  $I_{W1}$ . The relationship between the drain voltage  $V_{D1}$  and the current  $I_{D1}$  is shown in Figure 14(b). As can be seen from Figure 14(b), while the drain voltage  $V_{D1}$  is relatively low, the drain current  $I_{D1}$  is approximately equal to the source current  $I_{S1}$  and almost no substrate current  $I_{W1}$  flows.

However, as the drain voltage  $V_{D1}$  increases, electrons, moving around the drain, are accelerated by the electric field with an intensity increased by the drain voltage  $V_{D1}$  and collide against the lattice sites of silicon to create electron-hole pairs. The holes created in this manner are swept by the electric field toward the well and the substrate. As a result, the substrate current  $I_{W1}$  starts to flow. This substrate current  $I_{W1}$  and the resistance component  $R_W$  of the p-well change the substrate voltage  $V_{W1}$ . That is to say, since the substrate current  $I_{W1}$  is flowing, the substrate potential  $V_{W1}$  ( $=R_W \cdot I_{W1}$ ) is created in the well and is much higher than the source potential  $V_{S1}$ , because the source potential  $V_{S2}$  is fixed at 0 V. As a result of this variation in substrate voltage  $V_{W1}$ , the substrate voltage  $V_{W1}$  minus the forward biased breakdown voltage of silicon comes to exceed the source voltage  $V_{S1}$  and the pn junction between the substrate and the source is forward biased. That is to say, in this case, the regions  $S1$ ,  $W1$  and  $D1$  serve as emitter, base and collector for

a parasitic bipolar transistor, not as the source, well and drain for the MOS transistor. And since the parasitic bipolar transistor turns ON, the amount of current flowing starts to rise abruptly. Thereafter, as the drain voltage **VD1** increases, the substrate current **IW1** goes on increasing steeply. And when the drain voltage **VD1** reaches **x** volts, the drain current **ID1** reaches a current value causing breakdown of the transistor. As a result, sustaining breakdown occurs. This value **x** of the drain voltage **VD1** is the sustaining breakdown voltage of the known high-voltage MOS transistor.

#### SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a high-voltage MOS transistor that can have its sustaining breakdown voltage increased while maintaining good characteristics and a method for fabricating the transistor.

To achieve this object, according to the inventive high-voltage MOS transistor and its fabrication process, the source resistance value **RS1** is appropriately controlled, thereby preventing the substrate voltage **VW1** minus the forward biased breakdown voltage of silicon from exceeding the source voltage **VS1**. As a result, an MOS transistor with an increased sustaining breakdown voltage and its fabrication process can be obtained.

To avoid the sustaining breakdown, the substrate voltage

VW1 minus the forward biased breakdown voltage of silicon  
 should be kept equal to or less than the source voltage VS1 by  
 intentionally changing at least one of the parameters included  
 in the equations of  $VW1 = RW1 \cdot IW1$  and  $VS1 = RS \cdot IS1$ . However,  
 5 the source current IS1 and the substrate current IW1 are de-  
 termined substantially univalently by the drain voltage VD1  
 and are not changeable arbitrarily. Also, the resistance RW  
 of the p-well 2 is determined according to the constraints  
 that should be met to realize the characteristics expected of  
 10 the MOS transistor and is not changeable either for just the  
 purpose of increasing the sustaining breakdown voltage. The  
 same statement is not applicable to the source resistance RS  
 though. As described above, the source resistance RS is nor-  
 mally set equal to the drain resistance RD because the  
 15 source/drain regions are usually designed to have the same  
 length and the same dopant concentration. This symmetrical  
 arrangement is adopted just to simplify the design process. Ac-  
 cordingly, generally speaking, the source/drain regions do not  
 always have to have the same length and the same concentration  
 20 to realize good characteristics for the transistor. The drain  
 offset region, implementing the drain resistance RD, is  
 provided to prevent the intensity of an electric field from  
 increasing too much when depleted upon the application of the  
 drain voltage VD1. The value of the drain resistance RD is  
 25 limited by the drain voltage, the operating speed of the tran-

sistor and the ON resistance characteristics. In contrast, the value of the source resistance **RS** is not limited so much and changeable relatively easily, because the source resistance **RS** is defined with the source potential **VS2** fixed at zero volts, not with a high electric field applied unlike the case of the drain resistance **RD**.

For these reasons, it can be seen that only the source resistance value **RS** is regulable arbitrarily. By appropriately setting the source resistance value **RS** independently of the drain resistance value **RD**, the source voltage **VS1** can be increased, and therefore, the substrate voltage **VW1** minus the forward biased breakdown voltage of silicon can be kept equal to or less than the source voltage **VS1**. As a result, it is possible to avoid the sustaining breakdown.

In the known high-voltage MOS transistor, the drain resistance value **RD** is set to an appropriate value to realize ideal transistor characteristics. However, since the source/drain regions have been formed symmetrically just to simply the fabrication process or the circuit specifications, the source resistance value **RS** has not been set to its best value. Thus, according to the present invention, the source resistance value **RS** is adaptively changed into a most desirable value, thereby providing a high-voltage MOS transistor and its fabrication process that can easily increase the sustaining breakdown voltage while ensuring good characteristics

for the MOS transistor.

In the MOS transistor of the present invention, the source/drain regions might have an asymmetrical structure or asymmetrical dopant concentration profile, but there will be no problems even in that situation. In general, in a low-voltage MOS transistor to be driven at 5 V, for example, the source/drain regions are formed symmetrically in the gate longitudinal direction. This is simply because such a symmetrical structure, in which the source/drain regions are usable interchangeably, is advantageous to increase the flexibility of circuit specifications. In contrast, as for a high-voltage transistor, the design process of the circuit will not be affected even if the source/drain regions are defined non-interchangeably. Accordingly, the source/drain regions may have mutually different resistance values or an asymmetrical structure in the gate longitudinal direction.

To increase the sustaining breakdown voltage, an external resistor has often been formed for the source region in the prior art. However, according to the present invention, there is no need to provide such an external resistor. And yet the same effects as those of the known transistor with the external resistor are still attainable by taking advantage of the resistance of an offset region for an MOS transistor with the LOCOS offset structure in its source/drain regions.

Specifically, an inventive high-voltage MOS transistor

is characterized in that a resistance value of a source region is set independently of a resistance value of a drain region in such a manner as to increase a sustaining breakdown voltage of the transistor.

5 In one embodiment of the present invention, a resistance value of a source offset region is set independently of a resistance value of a drain offset region in such a manner as to increase the sustaining breakdown voltage of the transistor.

Another inventive high-voltage MOS transistor includes a  
10 drain offset region and a source offset region, which is asymmetrical to the drain offset region, such that the transistor has a high sustaining breakdown voltage.

In one embodiment of the present invention, a size of the source offset region is not equal to a size of the drain  
15 offset region such that the transistor has the high sustaining breakdown voltage.

In another embodiment of the present invention, a dopant concentration of the source offset region is not equal to a dopant concentration of the drain offset region such that the  
20 transistor has the high sustaining breakdown voltage.

Still another inventive high-voltage MOS transistor includes a drain offset region and a source offset region, which has a dopant concentration different from that of the drain offset region, such that the transistor has a high sus-  
25 taining breakdown voltage.

In one embodiment of the present invention, the resistance value of the source region is set higher than that of the drain region such that a substrate voltage  $V_W$  minus a forward biased breakdown voltage of silicon does not exceed a source voltage  $V_S$  easily.

An inventive method for fabricating a high-voltage MOS transistor includes the steps of: defining a resist pattern that makes a size of a source offset region greater than a size of a drain offset region; and forming the source and drain offset regions using the resist pattern to increase a sustaining breakdown voltage of the transistor.

Another inventive method for fabricating a high-voltage MOS transistor includes the steps of: forming a drain offset region; and forming a source offset region by implanting dopant ions at such a level as setting a dopant concentration of the source offset region independently of a dopant concentration of the drain offset region to increase a sustaining breakdown voltage of the transistor.

In one embodiment of the present invention, the dopant concentration of the source offset region is set lower than that of the drain offset region.

Still another inventive method for fabricating a high-voltage MOS transistor, which will be formed along with a low-voltage MOS transistor on the same chip, includes the steps of: shifting a photomask for forming a well for the



low-voltage MOS transistor and source and drain well offset regions for the high-voltage MOS transistor to such a position as making a size of a region overlapping between the source well offset region and a source offset region smaller than that of a region overlapping between the drain well offset region and a drain offset region; and forming the source and drain well offset regions for the high-voltage MOS transistor using the photomask to increase a sustaining breakdown voltage of the high-voltage MOS transistor.

In the inventive high-voltage MOS transistor and its fabrication process, a resistance value of the source region is set independently of that of the drain region. Accordingly, a voltage value obtained by subtracting the forward biased breakdown voltage of silicon from the substrate voltage  $V_W$  is much less likely to exceed the source voltage  $V_S$ . As a result, it is possible to increase the sustaining breakdown voltage of the MOS transistor while ensuring good characteristics for the transistor.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view illustrating a high-voltage MOS transistor according to a first embodiment of the present invention.

Figure 2 is a plan view illustrating the high-voltage MOS transistor of the first embodiment.

Figures 3(a) through 3(d) are cross-sectional views illustrating respective process steps for fabricating the high-voltage MOS transistor of the first embodiment:

Figure 3(a) illustrates the process step of forming a p-well;

Figure 3(b) illustrates the process step of forming source/drain well offset regions;

Figure 3(c) illustrates the process step of forming n- and p-type isolating regions, source/drain offset regions and LOCOS regions; and

Figure 3(d) illustrates the process step of forming source/drain regions.

Figure 4 is a cross-sectional view illustrating a high-voltage MOS transistor according to a second embodiment of the present invention.

Figure 5 is a plan view illustrating the high-voltage MOS transistor of the second embodiment.

Figures 6(a) through 6(d) are cross-sectional views illustrating respective process steps, corresponding to those shown in Figures 3(a) through 3(d), for fabricating the high-voltage MOS transistor of the second embodiment.

Figure 7 is a cross-sectional view illustrating a high-voltage MOS transistor according to a third embodiment of the present invention.

Figure 8 is a plan view illustrating the high-voltage

MOS transistor of the third embodiment.

Figures 9(a) through 9(d) are cross-sectional views illustrating respective process steps, corresponding to those shown in Figures 3(a) through 3(d), for fabricating the high-voltage MOS transistor of the third embodiment.

Figure 10(a) is a cross-sectional view illustrating the structure of the inventive high-voltage MOS transistor in operation; and

Figure 10(b) is a graph illustrating a relationship between the drain voltage and the drain current of the inventive high-voltage MOS transistor in operation.

Figure 11 is a cross-sectional view illustrating a known high-voltage MOS transistor.

Figure 12 is a plan view illustrating the known high-voltage MOS transistor.

Figures 13(a) through 13(d) are cross-sectional views illustrating respective process steps, corresponding to those shown in Figures 3(a) through 3(d), for fabricating the known high-voltage MOS transistor.

Figure 14(a) is a cross-sectional view illustrating the structure of the known high-voltage MOS transistor in operation; and

Figure 14(b) is a graph illustrating a relationship between the drain voltage and the drain current of the known high-voltage MOS transistor in operation.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, preferred embodiments of the present invention will be described with reference to the accompanying drawings.

### EMBODIMENT 1

Figures 1 and 2 illustrate a high-voltage MOS transistor with a LOCOS offset structure according to a first embodiment of the present invention. Specifically, Figures 1 and 2 are respectively a cross-sectional view and a plan view illustrating the high-voltage MOS transistor of the first embodiment.

As shown in Figures 1 and 2, the high-voltage transistor is formed along with a low-voltage transistor on the same chip. In the illustrated embodiment, the high- and low-voltage transistors **A** and **B** are implemented as an NMOS and a PMOS, respectively.

First, the structure of the high-voltage transistor **A** will be described with reference to Figures 1 and 2. A p-well **2** is defined for the high-voltage NMOS **A** inside a p-type substrate **1** and a gate electrode **8** is formed over the p-well **2** with a gate oxide film **7** interposed therebetween. LOCOS regions **6** are formed around the edges of the gate electrode **8** and between the gate electrode **8** and source/drain regions **9s** and **9d** to electrically isolate the gate electrode **8** from the

source/drain regions 9s and 9d on the surface of the substrate  
1. Source/drain offset regions 4s and 4d are provided under  
the LOCOS regions 6 around the edges of the gate electrode 8.  
And source/drain well offset regions 3s and 3d are further  
5 provided under the source/drain regions 9s and 9d.

As shown in Figures 1 and 2, although the source/drain  
offset regions 4s and 4d have the same dopant concentration  
and the same diffusion depth, the length Ls of the source off-  
set region 4s is greater than the length Ld of the drain off-  
10 set region 4d.

However, the relative positional relationship between the  
offset and well offset regions is the same as that of the  
known structure. That is to say, the length Od of a region  
overlapping between the drain offset and well offset regions  
15 4d and 3d is also equal to the length Os of a region overlap-  
ping between the source offset and well offset regions 4s and  
3s.

In this structure, the gate, source and drain regions of  
the NMOS A are electrically isolated from a channel stopper  
20 10, which is a doped layer for creating a potential in the p-  
well 2, by n- and p-type isolating regions 4 and 5 and LOCOS  
regions 6.

Next, the structure of the low-voltage transistor B will  
be described with reference to Figures 1 and 2. An n-well 3  
25 is defined for the low-voltage PMOS B inside the p-well 2.

Another gate electrode 8 is formed over the n-well 3 with the gate oxide film 7 interposed therebetween, and source/drain regions 11s and 11d are defined on the left- and right-hand sides of the gate electrode 8. In this structure, the gate, source and drain regions of the PMOS B are electrically isolated from a channel stopper 12, which is a doped layer for creating a potential in the n-well 3, by the n- and p-type isolating regions 4 and 5 and LOCOS regions 6.

Hereinafter, a method for fabricating the high-voltage MOS transistor with the LOCOS offset structure of the first embodiment will be described with reference to Figures 3(a) through 3(d).

First, as shown in Figure 3(a), the p-well 2 is defined in the surface region of the p-type substrate 1 by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of a p-type dopant (e.g., boron) are implanted into the surface region of the p-type substrate 1 with a resistivity of 10 to 50  $\Omega \cdot \text{cm}$  using a resist pattern that has been defined to form the well 2 for the high-voltage transistor. Then, the substrate is annealed to form the p-well 2 with a dopant concentration of  $2.0 \times 10^{15} \text{ cm}^{-3}$  and a diffusion depth of about 15  $\mu\text{m}$ , for example.

Next, as shown in Figure 3(b), the n-well 3 and source/drain well offset regions 3s and 3d are defined in respective surface regions of the p-well 2 by photolithography,

ion implantation and annealing processes. In the illustrated embodiment, ions of an n-type dopant (e.g., phosphorus) are implanted using a resist pattern that has been defined to form the well 3 for the low-voltage transistor. Then, the substrate is annealed to form the n-well 3 and source/drain well offset regions 3s and 3d with a dopant concentration of  $1.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about  $5 \mu\text{m}$ , for example.

Subsequently, as shown in Figure 3(c), the n-type isolating regions 4 and source/drain offset regions 4s and 4d are formed in the upper parts of the p-well 2 by photolithography and ion implantation processes. A resist pattern used for this process step should be designed to make the length  $L_s$  of the source offset region 4s greater than the length  $L_d$  of the drain offset region 4d. In the known structure, the lengths  $L_d$  and  $L_s$  of the source/drain offset regions are both set to  $6.0 \mu\text{m}$ , for example. However, according to this embodiment, the n-type dopant ions such as phosphorus ions are implanted using a resist pattern that has been designed to have the length  $L_d$  of the drain offset region 4d unchanged at  $6.0 \mu\text{m}$  but to increase the length  $L_s$  of the source offset region 4s to  $9.0 \mu\text{m}$ . Thereafter, the p-type isolating regions 5 are formed by photolithography and ion implantation processes and the LOCOS regions 6 are formed to cover these regions. In the illustrated embodiment, ions of a p-type dopant such as boron ions are implanted using a resist pattern and then the sub-

strate is annealed to form the LOCOS regions 6. As a result, the n- and p-type isolating regions 4 and 5 and source/drain offset regions 4s and 4d are formed to have a dopant concentration of  $2.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about  $2 \mu\text{m}$ , for example. By using the resist pattern that has been designed to make  $L_s$  longer than  $L_d$ , the source/drain offset regions 4s and 4d can be formed through the known process step with only their lengths changed (i.e.,  $L_d < L_s$ ) and without changing the concentration or diffusion depth thereof.

Thereafter, as shown in Figure 3(d), the gate oxide film 7 and gate electrodes 8 are formed on the surface of the substrate 1. Finally, the source/drain regions 9s and 9d and 11s and 11d and channel stoppers 10 and 12 are formed by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of an n-type dopant (e.g., phosphorus) are implanted using a resist pattern, and then the substrate is annealed to form the source/drain regions 9s and 9d for the high-voltage NMOS A. The source/drain regions 9s and 9d may have a dopant concentration of  $2.0 \times 10^{20} \text{ cm}^{-3}$  and a diffusion depth of about  $0.5 \mu\text{m}$ , for example.

In this manner, the high- and low-voltage MOS transistors A and B are formed on the same chip.

The known high-voltage MOS transistor has a sustaining breakdown voltage of 85 V, for example. On the other hand, the high-voltage MOS transistor according to this embodiment



realizes a sustaining breakdown voltage of as high as 100 V, which is about 15 V higher than that of the known high-voltage MOS transistor.

Hereinafter, it will be described with reference to Figures 10(a) and 10(b) how the high-voltage MOS transistor with the LOCOS offset structure of this embodiment operates. In the following description, the high-voltage MOS transistor is supposed to be an NMOS for illustrative purposes. Figure 10(a) is a cross-sectional view illustrating the inventive high-voltage MOS transistor in operation, while Figure 10(b) is a graph showing a relationship between the drain voltage and the current.

Like the known high-voltage MOS transistor, voltages are also applied to the inventive high-voltage MOS transistor at the electrode terminals G, D2, S2 and W2 in operation. However, it is the regions G, D1, S1 and W1 under the gate electrode 8 that actually operate as the gate, drain, source and well of the transistor. The electrode terminals D2, S2 and W2 are separated from the regions D1, S1 and W1 with resistance components RD, RS and RW for the drain and source offset regions 4d and 4s and the p-well 2 interposed therebetween. These resistance components RD, RS and RW are provided to prevent the intensity of an electric field from increasing too much.

When a positive voltage is applied to the gate electrode

8 and the drain region 9d, the high-voltage MOS transistor turns ON. As a result, not only the drain region 9d but also the drain offset and well offset regions 4d and 3d, which are lightly-doped layers of the same conductivity type, are depleted. When these regions 3d, 4d and 9d are sufficiently depleted by further increasing the voltage applied, electrons, which are the majority carriers in the n-type regions, start to move from the source toward the drain and a drain current  $ID1$  starts to flow. Part of the drain current  $ID1$  flows toward the source region 9s, which current is the "source current  $IS1$ ". And the other part of the drain current  $ID1$  flows vertically toward the well 2 and substrate 1, which current is the "substrate current  $IW1$ ". That is to say,  $ID1 = IS1 + IW1$ . The relationship between the drain voltage  $VD1$  and drain current  $ID1$  is shown in Figure 10(b).

As can be seen from Figure 10(b), when the drain voltage  $VD1$  increases to reach a predetermined high voltage, the substrate current  $IW1$  starts to flow, thereby generating a substrate potential  $VW1 (=RW \cdot IW1)$  in the well 2. In the source region on the other hand, the amount of the source current  $IS1$  flowing is the same as that of the known transistor. However, the resistance value  $RS$  of the source offset region 4s is higher than that of the known transistor, because the source offset region 4s is longer than that of the known transistor. Accordingly, at the same drain voltage  $VD1$ , the source poten-

tial **VS1** of the inventive transistor is higher than that of the known transistor, because  $VS1 = RS \cdot IS1$ . That is to say, the higher the resistance **RS** of the source offset region **4s**, the higher the source potential **VS1**. Thus, even at the voltage **VD1** ( $=x$  (V)) at which the sustaining breakdown occurs in the known high-voltage MOS transistor, the source potential **VS1** still can be equal to or higher than the substrate potential **VW1** ( $=RW \cdot IW1$ ). In other words, the substrate potential **VW1** minus the forward biased breakdown voltage of silicon can be kept equal to or less than the source potential **VS1**. Accordingly, the parasitic bipolar transistor, which is unintentionally formed by the regions **D1**, **S1** and **W1** in the known transistor, does not turn ON. The substrate current **IW1** does not increase abruptly and therefore the drain current **ID1** does not reach the value causing the sustaining breakdown in the transistor. As a result, the sustaining breakdown is avoidable.

As described above, according to the first embodiment, the size (i.e., the length) of the source offset region **4s** is adjusted in such a manner as to set the resistance value **RS** of the source offset region **4s** to an appropriate value. Thus, the transistor of this embodiment has an asymmetrical source/drain structure, in which the source offset region is greater in length than the drain offset region. However, it is still possible according to this embodiment to increase the

sustaining breakdown voltage with good characteristics ensured for the MOS transistor and without changing the process steps.

In the foregoing embodiment, the present invention has been described as being applied to an NMOS. Naturally, though, the same effects are also attainable by applying the present invention to a PMOS.

## EMBODIMENT 2

Next, a second embodiment of the present invention will be described with reference to the accompanying drawings.

Hereinafter, a high-voltage MOS transistor with a LOCOS offset structure according to the second embodiment will be described with reference to Figures 4 and 5. Specifically, Figures 4 and 5 are respectively a cross-sectional view and a plan view illustrating the high-voltage MOS transistor of the second embodiment. As shown in Figures 4 and 5, the high-voltage transistor is formed along with a low-voltage transistor on the same chip. In the illustrated embodiment, the high- and low-voltage transistors C and B are implemented as an NMOS and a PMOS, respectively.

First, the structure of the high-voltage transistor C will be described with reference to Figures 4 and 5. A p-well 2 is defined for the high-voltage NMOS C inside a p-type substrate 1 and a gate electrode 8 is formed over the p-well 2 with a gate oxide film 7 interposed therebetween. LOCOS

regions 6 are formed around the edges of the gate electrode 8 and between the gate electrode 8 and source/drain regions 9s and 9d to electrically isolate the gate electrode 8 from the source/drain regions 9s and 9d on the surface of the substrate

1. Source/drain offset regions 4s and 4d are provided under the LOCOS regions 6 around the edges of the gate electrode 8. And source/drain well offset regions 3s and 3d are further provided under the source/drain regions 9s and 9d.

As shown in Figures 4 and 5, the source/drain offset regions 4s and 4d are defined such that  $L_s = L_d$  and the source/drain offset and well offset regions are defined such that  $O_d = O_s$  as in the known high-voltage MOS transistor. In the second embodiment, however, the dopant concentration of the source offset region 4s is set lower than that of the drain offset region 4d. In this structure, the gate, source and drain regions of the NMOS C are electrically isolated from a channel stopper 10, which is a doped layer for creating a potential in the p-well 2, by n- and p-type isolating regions 4 and 5 and the LOCOS regions 6.

Next, the structure of the low-voltage transistor B will be described with reference to Figures 4 and 5. An n-well 3 is defined for the low-voltage PMOS B inside the p-well 2. Another gate electrode 8 is formed over the n-well 3 with the gate oxide film 7 interposed therebetween, and source/drain regions 11s and 11d are defined on the left- and right-hand

sides of the gate electrode 8. In this structure, the gate, source and drain regions of the PMOS B are electrically isolated from a channel stopper 12, which is a doped layer for creating a potential in the n-well 3, by the n- and p-type isolating regions 4 and 5 and LOCOS regions 6.

Hereinafter, a method for fabricating the high-voltage MOS transistor with the LOCOS offset structure of the second embodiment will be described with reference to Figures 6(a) through 6(d).

First, as shown in Figure 6(a), the p-well 2 is defined in the surface region of the p-type substrate 1 by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of a p-type dopant (e.g., boron) are implanted into the surface region of the p-type substrate 1 with a resistivity of 10 to 50  $\Omega \cdot \text{cm}$  using a resist pattern that has been defined to form the well 2 for the high-voltage transistor. Then, the substrate is annealed to form the p-well 2 with a dopant concentration of  $2.0 \times 10^{15} \text{ cm}^{-3}$  and a diffusion depth of about 15  $\mu\text{m}$ , for example.

Next, as shown in Figure 6(b), the n-well 3 and source/drain well offset regions 3s and 3d are defined in respective surface regions of the p-well 2 by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of an n-type dopant (e.g., phosphorus) are implanted using a resist pattern that has been defined to

form the well 3 for the low-voltage transistor. Then, the substrate is annealed to form the n-well 3 and source/drain well offset regions 3s and 3d with a dopant concentration of  $1.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about  $5 \mu\text{m}$ , for example.

Subsequently, as shown in Figure 6(c), the n-type isolating regions 4 and drain offset region 4d are formed in the upper parts of the p-well 2 by an ion implantation process. The source offset region 4s is formed by implanting ions using a different resist pattern, such as that shown in Figure 5, which will make the dopant concentration of the source offset region 4s lower than that of the drain offset region 4d. Thereafter, the p-type isolating regions 5 are formed by photolithography and ion implantation processes and the LOCOS regions 6 are formed to cover these regions.

In the illustrated embodiment, ions of an n-type dopant such as phosphorus and ions of a p-type dopant such as boron are implanted using different resist patterns and then the substrate is annealed to form the LOCOS regions 6. As a result, the n- and p-type isolating regions 4 and 5 and drain offset region 4d are formed to have a dopant concentration of  $2.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about  $2 \mu\text{m}$ , while the source offset region 4s is formed to have a dopant concentration of  $1.3 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about  $1.6 \mu\text{m}$ , for example.

Thereafter, as shown in Figure 6(d), the gate oxide film

7 and gate electrodes 8 are formed on the surface of the substrate 1. Finally, the source/drain regions 9s and 9d and 11s and 11d and the channel stoppers 10 and 12 are formed by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of an n-type dopant (e.g., phosphorus) are implanted using a resist pattern, and then the substrate is annealed to form the source/drain regions 9s and 9d for the high-voltage NMOS C. The source/drain regions 9s and 9d may have a dopant concentration of  $2.0 \times 10^{20} \text{ cm}^{-3}$  and a diffusion depth of about  $0.5 \mu\text{m}$ , for example.

In this manner, the high- and low-voltage MOS transistors C and B are formed on the same chip.

The known high-voltage MOS transistor has a sustaining breakdown voltage of 85 V, for example. On the other hand, the high-voltage MOS transistor according to this embodiment realizes a sustaining breakdown voltage of as high as 100 V, which is about 15 V higher than that of the known high-voltage MOS transistor.

Hereinafter, it will be described with reference to Figures 10(a) and 10(b) how the high-voltage MOS transistor with the LOCOS offset structure of this embodiment operates. In the following description, the high-voltage MOS transistor is supposed to be an NMOS for illustrative purposes. Figure 10(a) is a cross-sectional view illustrating the inventive high-voltage MOS transistor in operation, while Figure 10(b)



is a graph showing a relationship between the drain voltage and the current.

Like the known high-voltage MOS transistor, voltages are also applied to the inventive high-voltage MOS transistor at the electrode terminals **G**, **D2**, **S2** and **W2** in operation. However, it is the regions **G**, **D1**, **S1** and **W1** under the gate electrode **8** that actually operate as the gate, drain, source and well of the transistor. The electrode terminals **D2**, **S2** and **W2** are separated from the regions **D1**, **S1** and **W1** with resistance components **RD**, **RS** and **RW** for the drain and source offset regions **4d** and **4s** and the p-well **2** interposed therebetween. These resistance components are provided to prevent the intensity of an electric field from increasing too much.

When a positive voltage is applied to the gate electrode **8** and the drain region **9d**, the high-voltage MOS transistor turns ON. As a result, not only the drain region **9d** but also the drain offset and well offset regions **4d** and **3d**, which are lightly-doped layers of the same conductivity type, are depleted. When these regions **3d**, **4d** and **9d** are sufficiently depleted by further increasing the voltage applied, electrons, which are the majority carriers in the n-type regions, start to move from the source toward the drain and a drain current **ID1** starts to flow. Part of the drain current **ID1** flows toward the source region **9s**, which current is the source current **IS1**. And the other part of the drain current **ID1**

flows vertically toward the well 2 and the substrate 1, which current is the substrate current  $I_{W1}$ . That is to say,  $I_{D1} = I_{S1} + I_{W1}$ . The relationship between the drain voltage  $V_{D1}$  and the current is shown in Figure 10(b).

5 As can be seen from Figure 10(b), when the drain voltage  $V_{D1}$  increases to reach a predetermined high voltage, the substrate current  $I_{W1}$  starts to flow, thereby generating a potential  $V_{W1} (= R_W \cdot I_{W1})$  in the well 2. In the source region on the other hand, the amount of the source current  $I_{S1}$  flowing  
10 is the same as that of the known transistor. However, the resistance value  $R_S$  of the source offset region 4s is higher than that of the known transistor. This is because the dopant concentration of the source offset region 4s is made lower than that of the known transistor by decreasing the implant  
15 dose for the source offset region 4s. Accordingly, at the same drain voltage  $V_{D1}$ , the source potential  $V_{S1}$  of the inventive transistor is higher than that of the known transistor, because  $V_{S1} = R_S \cdot I_{S1}$ . That is to say, the higher the resistance value  $R_S$  of the source offset region 4s, the higher the  
20 source potential  $V_{S1}$ . Thus, even at the voltage  $V_{D1} (= x \text{ (V)})$  at which the sustaining breakdown occurs in the known high-voltage MOS transistor, the source potential  $V_{S1}$  still can be equal to or higher than the substrate potential  $V_{W1} (= R_W \cdot I_{W1})$ . In other words, the substrate potential  $V_{W1}$  minus the  
25 forward biased breakdown voltage of silicon can be kept equal

to or less than the source potential  $VS_1$ . Accordingly, the parasitic bipolar transistor, which is unintentionally formed by the regions  $D_1$ ,  $S_1$  and  $W_1$  in the known MOS transistor, does not turn ON. The substrate current  $I_{W1}$  does not increase abruptly and therefore the drain current  $I_{D1}$  does not reach the value causing the sustaining breakdown in the transistor. As a result, the sustaining breakdown is avoidable.

As described above, according to the second embodiment, the implant dose for the source offset region  $4s$  is controlled in such a manner as to set the resistance value  $RS$  of the source offset region  $4s$  to an appropriate value. Thus, the transistor of this embodiment has an asymmetrical dopant concentration profile, in which the source offset region has a dopant concentration lower than that of the drain offset region. In addition, the number of process steps needed must be increased by one as a result. However, it is still possible according to this embodiment to increase the sustaining breakdown voltage with good characteristics ensured for the MOS transistor and without changing the sizes of the offset regions.

The dopant concentration of the source offset region  $4s$  is preferably lower than that of the source region  $9s$  but higher than that of the source well offset region  $3s$ .

In the foregoing embodiment, dopant ions are implanted lightly into the source offset region  $4s$  that has been select-

ed using a resist pattern. Alternatively, dopant ions of the opposite conductivity type may be implanted into the source offset region 4s to decrease the n-type dopant concentration in that region 4s after the source/drain offset regions 4s and 4d have been formed as in the known process.

In the foregoing embodiment, the present invention has been described as being applied to an NMOS. Naturally, though, the same effects are also attainable by applying the present invention to a PMOS.

### EMBODIMENT 3

Next, a third embodiment of the present invention will be described with reference to the accompanying drawings.

Hereinafter, a high-voltage MOS transistor with a LOCOS offset structure of the third embodiment will be described with reference to Figures 7 and 8. Figures 7 and 8 are respectively a cross-sectional view and a plan view illustrating the high-voltage MOS transistor of the third embodiment. As shown in Figures 7 and 8, the high-voltage transistor is formed along with a low-voltage transistor on the same chip. In the illustrated embodiment, the high- and low-voltage transistors D and B are implemented as an NMOS and a PMOS, respectively.

First, the structure of the high-voltage transistor D will be described with reference to Figures 7 and 8. A p-

well 2 is defined for the high-voltage NMOS D inside a p-type substrate 1 and a gate electrode 8 is formed over the p-well 2 with a gate oxide film 7 interposed therebetween. LOCOS regions 6 are formed around the edges of the gate electrode 8 and between the gate electrode 8 and source/drain regions 9s and 9d to electrically isolate the gate electrode 8 from the source/drain regions 9s and 9d on the surface of the substrate 1. Source/drain offset regions 4s and 4d are provided under the LOCOS regions 6 around the edges of the gate electrode 8. And source/drain well offset regions 3s and 3d are further provided under the source/drain regions 9s and 9d.

As shown in Figures 7 and 8, the source/drain offset regions 4s and 4d are defined such that  $L_s = L_d$  as in the known high-voltage MOS transistor but the source/drain offset and well offset regions are defined such that  $O_d > O_s$ . Specifically, the length  $O_d$  of a region overlapping between the drain offset and well offset regions 4d and 3d is greater than that of the known transistor. And the dopant concentration of this overlapping region is the sum of those of the drain offset and well offset regions 4d and 3d. In contrast, the length  $O_s$  of a region overlapping between the source offset and well offset regions 4s and 3s is relatively small (i.e., approximately zero in the embodiment shown in Figure 7). And the dopant concentration of this overlapping region is decreased by that of the p-well 2 of the conductivity type opposite to that of the

source offset region 4s. That is to say, the transistor of this embodiment has an asymmetrical dopant concentration profile, in which the dopant concentrations of the drain and source offset regions 4d and 4s are respectively higher and  
5 lower than that of the known transistor.

In this structure, the gate, source and drain regions of the NMOS D are electrically isolated from a channel stopper 10, which is a doped layer for creating a potential in the p-well 2, by n- and p-type isolating regions 4 and 5 and LOCOS regions 6.

Next, the structure of the low-voltage transistor B will be described with reference to Figures 7 and 8. An n-well 3 is defined for the low-voltage PMOS B inside the p-well 2. Another gate electrode 8 is formed over the n-well 3 with the  
15 gate oxide film 7 interposed therebetween, and source/drain regions 11s and 11d are defined on the left- and right-hand sides of the gate electrode 8. In this structure, the gate, source and drain regions of the PMOS B are electrically isolated from a channel stopper 12, which is a doped layer for  
20 creating a potential in the n-well 3, by the n- and p-type isolating regions 4 and 5 and LOCOS regions 6.

Hereinafter, a method for fabricating the high-voltage MOS transistor with the LOCOS offset structure of the third embodiment will be described with reference to Figures 9(a)  
25 through 9(d).

First, as shown in Figure 9(a), the p-well 2 is defined in the surface region of the p-type substrate 1 by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of a p-type dopant (e.g., boron) are implanted into the surface region of the p-type substrate 1 with a resistivity of 10 to 50  $\Omega \cdot \text{cm}$  using a resist pattern that has been defined to form the well 2 for the high-voltage transistor. Then, the substrate is annealed to form the p-well 2 with a dopant concentration of  $2.0 \times 10^{15} \text{ cm}^{-3}$  and a diffusion depth of about  $15 \mu\text{m}$ , for example.

Next, as shown in Figure 9(b), the n-well 3 for the low-voltage transistor B and the source/drain well offset regions 3s and 3d for the high-voltage transistor D are formed at a time in respective surface regions of the p-well 2 by photolithography, ion implantation and annealing processes. In this process step, the resist pattern used for forming the n-well 3 for the low-voltage transistor B is shifted leftward from its normal position (i.e., from the gate electrode toward the source region) in Figure 7. In the illustrated embodiment, the resist pattern is shifted from its normal position toward the source by about  $6.0 \mu\text{m}$ . Using this resist pattern, ions of an n-type dopant (e.g., phosphorus) are implanted. Then, the substrate is annealed to form the n-well 3 and source/drain well offset regions 3s and 3d with a dopant concentration of  $1.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of  $5 \mu\text{m}$ , for

example.

Subsequently, as shown in Figure 9(c), the n-type isolating regions 4 and source/drain offset regions 4s and 4d are formed in the upper parts of the p-well 2 by photolithography and ion implantation processes. In the third embodiment, the source/drain well offset regions 3s and 3d have been shifted from their normal positions toward the source in the previous process step. Thus, if the resist patterns are defined in their normal positions in the subsequent process steps, then the source/drain offset and well offset regions will be automatically defined such that  $O_d > O_s$ . However, the lengths of the offset regions themselves are still equal to each other (i.e.,  $L_d = L_s$ ) because the same resist pattern as that applied to the known transistor is also used in this embodiment. In this manner, an asymmetrical dopant concentration profile, in which the concentrations of the drain and source regions are respectively higher and lower than that of the known transistor, is obtained using the existent resist patterns and without changing the specific lengths of the offset and well offset regions. Thereafter, the p-type isolating regions 5 are formed by photolithography and ion implantation processes and then the LOCOS regions 6 are formed to cover these regions.

In the illustrated embodiment, ions of an n-type dopant such as phosphorus and ions of a p-type dopant such as boron



are implanted using a resist pattern and then the substrate is annealed to form the LOCOS regions 6. As a result, the n- and p-type isolating regions 4 and 5 are formed to have a dopant concentration of  $2.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about 2  $\mu\text{m}$ . The drain offset region 4d is formed to have a dopant concentration of  $3.0 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about 2  $\mu\text{m}$ , for example. And the source offset region 4s is formed to have a dopant concentration of  $1.3 \times 10^{16} \text{ cm}^{-3}$  and a diffusion depth of about 1.3  $\mu\text{m}$ , for example.

In this embodiment, the lengths  $L_s$  and  $L_d$  of the source/drain offset regions 4s and 4d are both 6.0  $\mu\text{m}$ , because the normal resist pattern is also used herein. And with the source/drain offset regions 4s and 4d fixed, the source/drain well offset regions 3s and 3d for the high-voltage transistor and the n-well 3 for the low-voltage transistor are shifted toward the source by about 6.0  $\mu\text{m}$  such that  $O_d > O_s$ .

Thereafter, as shown in Figure 9(d), the gate oxide film 7 and gate electrodes 8 are formed on the surface of the substrate 1. Finally, the source/drain regions 9s and 9d and 11s and 11d and channel stoppers 10 and 12 are formed by photolithography, ion implantation and annealing processes. In the illustrated embodiment, ions of an n-type dopant (e.g., phosphorus) are implanted using a resist pattern, and then the substrate is annealed to form the source/drain regions 9s and 9d for the high-voltage NMOS D. The source/drain regions 9s

and 9d may have a dopant concentration of  $2.0 \times 10^{20} \text{ cm}^{-3}$  and a diffusion depth of about  $0.5 \mu\text{m}$ , for example.

In this manner, the high- and low-voltage MOS transistors D and B are formed on the same chip.

5 The known high-voltage MOS transistor has a sustaining breakdown voltage of 85 V, for example. On the other hand, the high-voltage MOS transistor according to this embodiment realizes a sustaining breakdown voltage of as high as 100 V, which is about 15 V higher than that of the known high-  
10 voltage MOS transistor.

Hereinafter, it will be described with reference to Figures 10(a) and 10(b) how the high-voltage MOS transistor with the LOCOS offset structure of this embodiment operates. In the following description, the high-voltage MOS transistor is  
15 supposed to be an NMOS for illustrative purposes. Figure 10(a) is a cross-sectional view illustrating the inventive high-voltage MOS transistor in operation, while Figure 10(b) is a graph showing a relationship between the drain voltage and the current.

20 Like the known high-voltage MOS transistor, voltages are also applied to the inventive high-voltage MOS transistor at the electrode terminals G, D2, S2 and W2 in operation. However, it is the regions G, D1, S1 and W1 under the gate electrode 8 that actually operate as the gate, drain, source and  
25 well of the transistor. The electrode terminals D2, S2 and W2

are separated from the regions D1, S1 and W1 with resistance components RD, RS and RW for the drain and source offset regions 4d and 4s and the p-well 2 interposed therebetween. These resistance components are provided to prevent the intensity of an electric field from increasing too much.

When a positive voltage is applied to the gate electrode 8 and the drain region 9d, the high-voltage MOS transistor turns ON. As a result, not only the drain region 9d but also the drain offset and well offset regions 4d and 3d, which are lightly-doped layers of the same conductivity type, are depleted. When these regions 3d, 4d and 9d are sufficiently depleted by further increasing the voltage applied, electrons, which are the majority carriers in the n-type regions, start to move from the source toward the drain and a drain current ID1 starts to flow. Part of the drain current ID1 flows toward the source region 9s, which current is the source current IS1. And the other part of the drain current ID1 flows vertically toward the well 2 and the substrate 1, which current is the substrate current IW1. That is to say,  $ID1 = IS1 + IW1$ . The relationship between the drain voltage VD1 and the current is shown in Figure 10(b).

As can be seen from Figure 10(b), when the drain voltage VD1 increases to reach a predetermined high voltage, the substrate current IW1 starts to flow, thereby generating a potential VW1 ( $= RW \cdot IW1$ ) in the well 2. In the source region on

the other hand, the amount of the source current  $IS_1$  flowing  
 is the same as that of the known transistor. However, the re-  
 sistance value  $RS$  of the source offset region  $4s$  is higher  
 than that of the known transistor. This is because the resist  
 5 pattern for forming the well 3 for the low-voltage transistor  
 has been shifted from its normal position toward the source  
 and the dopant concentration of the source offset region  $4s$  is  
 lower than that of the known transistor. Accordingly, at the  
 same drain voltage  $VD_1$ , the source potential  $VS_1$  of the inven-  
 10 tive transistor is higher than that of the known transistor,  
 because  $VS_1 = RS \cdot IS_1$ . That is to say, the higher the resis-  
 tance value  $RS$  of the source offset region  $4s$ , the higher the  
 source potential  $VS_1$ . Thus, even at the voltage  $VD_1 (=x \text{ (V)})$   
 at which the sustaining breakdown occurs in the known high-  
 15 voltage MOS transistor, the source potential  $VS_1$  still can be  
 equal to or higher than the substrate potential  $VW_1 (=RW \cdot$   
 $IW_1)$ . In other words, the substrate potential  $VW_1$  minus the  
 forward biased breakdown voltage of silicon can be kept equal  
 to or less than the source potential  $VS_1$ . Accordingly, the  
 20 parasitic bipolar transistor, which is unintentionally formed  
 by the regions  $D_1$ ,  $S_1$  and  $W_1$  in the known MOS transistor, does  
 not turn ON. The substrate current  $IW_1$  does not increase  
 abruptly and therefore the drain current  $ID_1$  does not reach  
 the value causing the sustaining breakdown in the transistor.  
 25 As a result, the sustaining breakdown is avoidable.

As described above, according to the third embodiment, the dopant concentration of the source offset region 4s is controlled in such a manner as to set the resistance value RS of the source offset region 4s to an appropriate value. Thus, the transistor of this embodiment has an asymmetrical dopant concentration profile, in which the dopant concentration is lower in the source offset region than in the drain offset region. However, it is still possible according to this embodiment to increase the sustaining breakdown voltage with the normal resist pattern used, with good characteristics ensured for the MOS transistor and without changing the sizes of the offset regions or the process steps.

The resist pattern for forming the well for the low-voltage transistor may be shifted such that the source well offset region 3s moves away from the gate electrode 8 but is still in contact with the source offset region 4s and out of contact with the p-type isolating region 5.

In the foregoing embodiment, the normal resist pattern is used and shifted toward the source to set the resistance value RS of the source offset region 4s to an appropriate value. However, if a resist pattern is newly defined, then the drain and source currents Id and Is and the lengths Od and Os of the overlapping regions should be designed as shown in Figures 7 and 8.

In the foregoing embodiment, the present invention has

been described as being applied to an NMOS. Naturally, though, the same effects are also attainable by applying the present invention to a PMOS.

5 A resist pattern for forming the well 3 for the low-voltage transistor B may be applicable to forming the source/drain well offset regions 3s and 3d for the high-voltage transistor D in the fabrication process of the high-voltage transistor D. In that case, the same effects as those of the first and second embodiments are also attainable according to the third embodiment just by slightly shifting that resist pattern. And yet the sizes of the well offset regions 3s and 3d need not be changed and no additional process steps are required. Thus, the method of the third embodiment is particularly advantageous considering its simplicity and cost  
10  
15 effectiveness.

**WHAT IS CLAIMED IS:**

1. A high-voltage MOS transistor wherein a resistance value of a source region is set independently of a resistance value of a drain region in such a manner as to increase a sustaining breakdown voltage of the transistor.

2. The transistor of Claim 1, wherein a resistance value of a source offset region is set independently of a resistance value of a drain offset region in such a manner as to increase the sustaining breakdown voltage of the transistor.

3. A high-voltage MOS transistor comprising:  
a drain offset region; and  
a source offset region, which is asymmetrical to the drain offset region,  
whereby the transistor has a high sustaining breakdown voltage.

4. The transistor of Claim 3, wherein a size of the source offset region is not equal to a size of the drain offset region such that the transistor has the high sustaining breakdown voltage.

5. The transistor of Claim 3, wherein a dopant concentration of the source offset region is not equal to a dopant

concentration of the drain offset region such that the transistor has the high sustaining breakdown voltage.

6. A high-voltage MOS transistor comprising:  
a drain offset region; and  
a source offset region, which has a dopant concentration different from that of the drain offset region,  
whereby the transistor has a high sustaining breakdown voltage.

7. The transistor of Claim 1, wherein the resistance value of the source region is set higher than that of the drain region such that a substrate voltage  $V_W$  minus a forward biased breakdown voltage of silicon does not exceed a source voltage  $V_S$  easily.

8. A method for fabricating a high-voltage MOS transistor, comprising the steps of:

defining a resist pattern that makes a size of a source offset region greater than a size of a drain offset region;  
and

forming the source and drain offset regions using the resist pattern to increase a sustaining breakdown voltage of the transistor.



9. A method for fabricating a high-voltage MOS transistor, comprising the steps of:

forming a drain offset region; and

forming a source offset region by implanting dopant ions at such a level as setting a dopant concentration of the source offset region independently of a dopant concentration of the drain offset region to increase a sustaining breakdown voltage of the transistor.

10. The method of Claim 9, wherein the dopant concentration of the source offset region is set lower than that of the drain offset region.

11. A method for fabricating a high-voltage MOS transistor, which will be formed along with a low-voltage MOS transistor on the same chip, the method comprising the steps of:

shifting a photomask for forming a well for the low-voltage MOS transistor and source and drain well offset regions for the high-voltage MOS transistor to such a position as making a size of a region overlapping between the source well offset region and a source offset region smaller than that of a region overlapping between the drain well offset region and a drain offset region; and

forming the source and drain well offset regions for the high-voltage MOS transistor using the photomask to increase a



# ABSTRACT OF THE DISCLOSURE

In a high-voltage MOS transistor, source/drain offset regions have the same dopant concentration and the same diffusion depth but the length  $L_s$  of the source offset region is set greater than the length  $L_d$  of the drain offset region. Accordingly, the resistance value of the source offset region increases, thus raising a source voltage  $V_S$ , too. As a result, a substrate voltage  $V_W$  minus a forward biased breakdown voltage of silicon can be kept equal to or less than the source voltage  $V_S$  more easily, and therefore, a sustaining breakdown voltage of the transistor can be increased.

Fig. 1




Fig. 2




Fig. 3(a)




Fig. 3(b)




Fig. 3(c)




Fig. 3(d)






Fig. 5






Fig. 6(a)




Fig. 6(b)




Fig. 6(c)




Fig. 6(d)






Fig. 8




Fig. 9(a)




Fig. 9(b)




Fig. 9(c)




Fig. 9(d)




Fig. 10(a)




Fig. 10(b)






Fig. 12




Fig. 13(a)




Fig. 13(b)




Fig. 13(c)





Fig. 13(d)







DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

Attorney Docket No.

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the invention entitled: **HIGH-VOLTAGE MOS TRANSISTOR AND METHOD FOR FABRICATING THE SAME**, the specification of which is attached hereto unless the following box is checked:

☐ The specification was filed on  
and was assigned Serial No.

(if known)

and was amended on

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56.

I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows:

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and checked at right:

| Prior Foreign Application(s) |           |                        | Priority Claimed |    |
|------------------------------|-----------|------------------------|------------------|----|
| (Number)                     | (Country) | (Month/Day/Year Filed) | Yes              | No |
| 11-270778                    | JAPAN     | 09/24/1999             | X                |    |
|                              |           |                        |                  |    |
|                              |           |                        |                  |    |
|                              |           |                        |                  |    |

All foreign applications, if any, for any Patent or Inventor's Certificate filed more than 12 months prior to the filing date of this application:

| Country | Application No. | Date of Filing (Month/Day/Year) |
|---------|-----------------|---------------------------------|
|         |                 |                                 |
|         |                 |                                 |

I hereby claim the benefit under Title 35, United States Code, § 119(e) or § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| Application Serial No. | Filing Date | Status: patented, pending, abandoned |
|------------------------|-------------|--------------------------------------|
|                        |             |                                      |
|                        |             |                                      |

I hereby appoint the following attorneys to prosecute this application and/or any international application and to transact all business in the Patent and Trademark Office connected therewith:

Daniel W. Sixbey, (Reg. No. 20,932)  
 Charles M. Leedom, Jr. (Reg. No. 26,477)  
 David S. Safran (Reg. No. 27,997)  
 Donald R. Studebaker (Reg. No. 32,815)  
 Tim L. Brackett (Reg. No. 36,092)  
 Robert M. Schulman (Reg. No. 31,196)

Stuart J. Friedman (Reg. No. 24,312)  
 Gerald J. Ferguson, Jr. (Reg. No. 23,016)  
 Thomas W. Cole (Reg. No. 28,290)  
 Jeffrey L. Costellia (Reg. No. 35,483)  
 Eric J. Robinson (Reg. No. 38,285)  
 Thomas M. Blasey (Reg. No. 33,475)

Send Correspondence to: Eric J. Robinson  
 Nixon Peabody LLP  
 8180 Greensboro Drive, Suite 800  
 McLean, Virginia 22102  
 Telephone: (703) 790-9110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

The undersigned hereby authorize any U.S. attorney or agent named herein to accept and follow instructions from Maeda Patent Office as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U.S. attorney or agent and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys or agents named herein will be so notified by the undersigned.

|  |                      |                 |
|--|----------------------|-----------------|
| FULL NAME OF SOLE OR FIRST INVENTOR                                    | INVENTOR'S SIGNATURE | DATE            |
| <b>Haruko INOUE</b>  | <i>Haruko Inoue</i>  | Sep. 13, 2000   |
| RESIDENCE (City, State & Country)                                      |                      | CITIZENSHIP     |
| <b>Shiga, Japan</b>  |                      | <b>Japanese</b> |
| POST OFFICE ADDRESS (Complete Address including City, State & Country) |                      |                 |
| <b>2-22, Hashioka-cho, Kusatsu-shi, Shiga 525-0065, Japan</b>          |                      |                 |

|   |  |                                |
|---|--|--------------------------------|
| FULL NAME OF SECOND JOINT INVENTOR (if any)<br><b>Yuichi KITAMURA</b>   | INVENTOR'S SIGNATURE<br><i>Yuichi Kitamura</i> | DATE<br><b>Sep. 13, 2000</b>   |
| RESIDENCE (City, State & Country)<br><b>Kyoto, Japan</b>  |  | CITIZENSHIP<br><b>Japanese</b> |
| POST OFFICE ADDRESS (Complete Address including City, State & Country)<br><b>2-14-33, Kaiden, Nagaokakyo-shi, Kyoto 617-0826, Japan</b> |  |                                |
| FULL NAME OF THIRD JOINT INVENTOR (if any)  | INVENTOR'S SIGNATURE                           | DATE                           |
| RESIDENCE (City, State & Country)   |  | CITIZENSHIP                    |
| POST OFFICE ADDRESS (Complete Address including City, State & Country)  |  |                                |
| FULL NAME OF FOURTH JOINT INVENTOR (if any)   | INVENTOR'S SIGNATURE                           | DATE                           |
| RESIDENCE (City, State & Country)   |  | CITIZENSHIP                    |
| POST OFFICE ADDRESS (Complete Address including City, State & Country)  |  |                                |
| FULL NAME OF FIFTH JOINT INVENTOR (if any)  | INVENTOR'S SIGNATURE                           | DATE                           |
| RESIDENCE (City, State & Country)   |  | CITIZENSHIP                    |
| POST OFFICE ADDRESS (Complete Address including City, State & Country)  |  |                                |
| FULL NAME OF SIXTH JOINT INVENTOR (if any)  | INVENTOR'S SIGNATURE                           | DATE                           |
| RESIDENCE (City, State & Country)   |  | CITIZENSHIP                    |
| POST OFFICE ADDRESS (Complete Address including City, State & Country)  |  |                                |